mirrors/Ryujinx
mirrors/Ryujinx
1
0
Fork 0
mirror of https://github.com/Ryujinx/Ryujinx.git synced 2024-10-01 12:30:00 +02:00
Code Wiki Activity
Ryujinx/ARMeilleure/Translation
History
gdkchan 6cc187da59
SIMD&FP load/store with scale > 4 should be undefined (#1522) 
* SIMD&FP load/store with scale > 4 should be undefined

* Catch more invalid encodings for FP&SIMD LDR/STR (reg variant)

* Set PTC version to PR number
2020-09-01 17:02:23 -03:00
..
PTC SIMD&FP load/store with scale > 4 should be undefined (#1522) 2020-09-01 17:02:23 -03:00
ArmEmitterContext.cs Add Profiled Persistent Translation Cache. (#769) 2020-06-16 20:28:02 +02:00
Compiler.cs Add Profiled Persistent Translation Cache. (#769) 2020-06-16 20:28:02 +02:00
CompilerContext.cs Add a new JIT compiler for CPU code (#693) 2019-08-08 21:56:22 +03:00
CompilerOptions.cs Add a new JIT compiler for CPU code (#693) 2019-08-08 21:56:22 +03:00
ControlFlowGraph.cs CodeGen Optimisations (LSRA and Translator) (#978) 2020-03-18 22:44:32 +11:00
DelegateHelper.cs Add Profiled Persistent Translation Cache. (#769) 2020-06-16 20:28:02 +02:00
DelegateInfo.cs Add Profiled Persistent Translation Cache. (#769) 2020-06-16 20:28:02 +02:00
Delegates.cs CPU: This PR fixes Fpscr, among other things. (#1433) 2020-08-08 17:18:51 +02:00
DirectCallStubs.cs Add Profiled Persistent Translation Cache. (#769) 2020-06-16 20:28:02 +02:00
Dominance.cs Replace LinkedList by IntrusiveList to avoid allocations on JIT (#931) 2020-02-17 22:30:54 +01:00
EmitterContext.cs Improve branch operations (#1442) 2020-08-05 08:52:33 +10:00
GuestFunction.cs Add a new JIT compiler for CPU code (#693) 2019-08-08 21:56:22 +03:00
JitCache.cs Add Profiled Persistent Translation Cache. (#769) 2020-06-16 20:28:02 +02:00
JitCacheEntry.cs Add a new JIT compiler for CPU code (#693) 2019-08-08 21:56:22 +03:00
JitUnwindWindows.cs Add Profiled Persistent Translation Cache. (#769) 2020-06-16 20:28:02 +02:00
JumpTable.cs Add Profiled Persistent Translation Cache. (#769) 2020-06-16 20:28:02 +02:00
RegisterToLocal.cs Replace LinkedList by IntrusiveList to avoid allocations on JIT (#931) 2020-02-17 22:30:54 +01:00
RegisterUsage.cs CodeGen Optimisations (LSRA and Translator) (#978) 2020-03-18 22:44:32 +11:00
RejitRequest.cs Add Profiled Persistent Translation Cache. (#769) 2020-06-16 20:28:02 +02:00
SsaConstruction.cs Add most of the A32 instruction set to ARMeilleure (#897) 2020-02-24 08:20:40 +11:00
SsaDeconstruction.cs CodeGen Optimisations (LSRA and Translator) (#978) 2020-03-18 22:44:32 +11:00
TranslatedFunction.cs Add Profiled Persistent Translation Cache. (#769) 2020-06-16 20:28:02 +02:00
Translator.cs Generalize tail continues (#1298) 2020-06-18 13:37:21 +10:00