1
0
Fork 0
mirror of https://github.com/Ryujinx/Ryujinx.git synced 2024-10-01 12:30:00 +02:00
Ryujinx/ARMeilleure
Valentin PONS 3af2ce74ec
Implements some 32-bit instructions (VBIC, VTST, VSRA) (#1192)
* Added some 32 bits instructions:

* VBIC
* VTST
* VSRA

* Incremented the PTC

* Add tests and fix implementation

* Fixed VBIC immediate opcode mapping

* Hey hey!

* Nit.

Co-authored-by: gdkchan <gab.dark.100@gmail.com>
Co-authored-by: LDj3SNuD <dvitiello@gmail.com>
Co-authored-by: LDj3SNuD <35856442+LDj3SNuD@users.noreply.github.com>
2020-07-19 15:11:58 -03:00
..
CodeGen Add SSE4.2 Path for CRC32, add A32 variant, add tests for non-castagnoli variants. (#1328) 2020-07-13 20:48:14 +10:00
Common CodeGen Optimisations (LSRA and Translator) (#978) 2020-03-18 22:44:32 +11:00
Decoders Implements some 32-bit instructions (VBIC, VTST, VSRA) (#1192) 2020-07-19 15:11:58 -03:00
Diagnostics Add Profiled Persistent Translation Cache. (#769) 2020-06-16 20:28:02 +02:00
Instructions Implements some 32-bit instructions (VBIC, VTST, VSRA) (#1192) 2020-07-19 15:11:58 -03:00
IntermediateRepresentation Add SSE4.2 Path for CRC32, add A32 variant, add tests for non-castagnoli variants. (#1328) 2020-07-13 20:48:14 +10:00
Memory Implement a new physical memory manager and replace DeviceMemory (#856) 2020-05-04 08:54:50 +10:00
State Implement CNTVCT_EL0 (#1268) 2020-05-23 12:15:59 +02:00
Translation Implements some 32-bit instructions (VBIC, VTST, VSRA) (#1192) 2020-07-19 15:11:58 -03:00
ARMeilleure.csproj Add Profiled Persistent Translation Cache. (#769) 2020-06-16 20:28:02 +02:00
Optimizations.cs Faster crc32 implementation (#1294) 2020-06-05 20:58:27 +10:00
Statistics.cs Suppress warnings from fields never used or never assigned (CS0169 and CS0649) (#919) 2020-04-21 07:59:59 +10:00